MNEMONICS
MOV R0, 40
MOV R1,#01
MOV R2,#01
MOV A.#00
MOV DPTR,9000
CJNE R0,#00,LOOP1
LJMP HLT
LOOP1:MOV X @DPTR ,A
INC DPTR
LOOP2:MOV R2,A
ADD A,R1
MOV 01,02
MOV X @DPTR ,A
INC DPTR
DJNZ R0,LOOP2
HLT :LCALL00BB
Sunday, February 7, 2010
32.CONTROL OF DIRECTION OF ROTATION OF STEPPER MOTOR
ADDRESS MNEMONICS
9000 MOV DPTR,#6003
9003 MOV A,#80
9005 MOV X @DPTR,A
9006 START:MOV DPTR,#60000
9009 MOV A,# O4
900B MOV X @ DPTR,A
900C LCALL 8900
900F MOV A,06
9011 MOV X @ DPTR,A
9012 LCALL 8900
9015 MOV A,07
9017 MOV X @DPTR,A
9018 LCALL 8900
901B MOV A,05
901E LCALL 8900
9021 LJMP START
DELAY:
8900 MOV R1,#0A
8902 L2:MOV A,#40
8904 L1:NOP
8905 NOP
8906 NOP
8907 NOP
8908 DEC A
8909 JNZ L1
890B DJNZ R1,L2
880D RET
9000 MOV DPTR,#6003
9003 MOV A,#80
9005 MOV X @DPTR,A
9006 START:MOV DPTR,#60000
9009 MOV A,# O4
900B MOV X @ DPTR,A
900C LCALL 8900
900F MOV A,06
9011 MOV X @ DPTR,A
9012 LCALL 8900
9015 MOV A,07
9017 MOV X @DPTR,A
9018 LCALL 8900
901B MOV A,05
901E LCALL 8900
9021 LJMP START
DELAY:
8900 MOV R1,#0A
8902 L2:MOV A,#40
8904 L1:NOP
8905 NOP
8906 NOP
8907 NOP
8908 DEC A
8909 JNZ L1
890B DJNZ R1,L2
880D RET
26.16 BIT SUBTRACTION IN MC
ADDRESS MNEMONICS
8500 CLR C
8501 MOV A,#DATA1(LSB1)
8503 SUB B A,#DATA(LSB2)
8505 MOV DPTR,#8600
8508 MOV X @DPTR,A
8509 MOV A,DATA 1(MSB1)
850B SUB B A,#DATA2(MSB2)
850D INC DPTR
850E MOV X @DPTR,A
850F SJMP 850F
8500 CLR C
8501 MOV A,#DATA1(LSB1)
8503 SUB B A,#DATA(LSB2)
8505 MOV DPTR,#8600
8508 MOV X @DPTR,A
8509 MOV A,DATA 1(MSB1)
850B SUB B A,#DATA2(MSB2)
850D INC DPTR
850E MOV X @DPTR,A
850F SJMP 850F
25.16 BIT ADDITION IN MC
ADDRESS MNEMONICS
8300 CLR C
8301 MOV A,#DATA1(LSB1)
8303 ADD C A,#DATA2(LSB2)
8305 MOV DPTR,#8400
8308 MOV X@DPTR,A
8309 MOV A,#DATA1(MSB1)
830B ADD C A,#DATA2(MSB2)
830D INC DPTR
830E MOV X@DPTR,A
830F SJMP 830F
8300 CLR C
8301 MOV A,#DATA1(LSB1)
8303 ADD C A,#DATA2(LSB2)
8305 MOV DPTR,#8400
8308 MOV X@DPTR,A
8309 MOV A,#DATA1(MSB1)
830B ADD C A,#DATA2(MSB2)
830D INC DPTR
830E MOV X@DPTR,A
830F SJMP 830F
24.PROGRAM FOR BLINKING THE GIVEN MESSAGE IN LED
ADDRESS MNEMONICS
8100 START:LXI H,8200
8103 MVI C,O5
8105 MVI A,00
8107 OUT C2
8109 MVI A,CC
810B OUT C2
810D MVI A,90
810F OUT C2
8111 L1:MOV A,M
8112 OUT CO
8114 INX H
8115 DCR D
8116 JNZ L1
8119 CALL 8500
811C MVI A,CC
811E OUT C2
8120 MVI A,90
8122 OUT C2
8123 MVI A,FF
8126 OUT C0
8127 OUT C0
8128 OUT C0
8129 OUT C0
812A OUT C0
812B OUT C0
812C CALL 8500
812F DCR C
8130 JMP START
8133 HLT
DELAY:
8500 LXI B,8004
8503 L2:MVI D,0F
8505 L1:NOP
8506 DCR D
8507 JNZ L1
850A DCR B
850B MOV A,C
850C ORA B
850D JNZ L2
8510 RET
8100 START:LXI H,8200
8103 MVI C,O5
8105 MVI A,00
8107 OUT C2
8109 MVI A,CC
810B OUT C2
810D MVI A,90
810F OUT C2
8111 L1:MOV A,M
8112 OUT CO
8114 INX H
8115 DCR D
8116 JNZ L1
8119 CALL 8500
811C MVI A,CC
811E OUT C2
8120 MVI A,90
8122 OUT C2
8123 MVI A,FF
8126 OUT C0
8127 OUT C0
8128 OUT C0
8129 OUT C0
812A OUT C0
812B OUT C0
812C CALL 8500
812F DCR C
8130 JMP START
8133 HLT
DELAY:
8500 LXI B,8004
8503 L2:MVI D,0F
8505 L1:NOP
8506 DCR D
8507 JNZ L1
850A DCR B
850B MOV A,C
850C ORA B
850D JNZ L2
8510 RET
Saturday, February 6, 2010
23.ROLLING THE MESSAGE IN LED DISPLAY
8200 START :LXI H,8300
8203 MVI C,OF
8205 MVI A,10
8207 OUT C2
8209 MVI A,CC
820B OUT C2
820D MVI A,90
820F OUT C2
8211 L1:MOV A,M
8212 OUT C0
8214 CALL 8500
8217 INX H
8218 DCR C
8219 JNZ L1
821C JMP START
DELAY:
8500 MVI B,A0
8502 L1:MVI C,FF
8504 L2:DCR C
8505 JNZ L2
8508 DCR B
8509 JNZ L1
850C RET
22.CONTROLLING TRAFFIC IN 4 LANE ROAD SYSTEM
ADDRESS MNEMONICS
9000 MVI A,80
9002 OUT 23
9004 L1:MVI A,0F
9006 OUT 21
9008 MVI A,83
900A OUT 20
900C CALL 9600
900F MVI A,A0
9011 OUT 20
9013 MVI A,4C
9015 OUT 20
9017 CALL 9600
901A MVI A,50
901C OUT 20
901E MVI A,C0
9020 OUT 20
9022 MVI A,02
9024 OUT 22
9026 CALL 9600
9029 MVI A,01
902B OUT 22
902D CALL 9600
9030 MVI A,00
9032 OUT 22
9034 MVI A,FO
9036 OUT 21
9038 HLT
DELAY:
9600 LXI H,50FF
9603 L2:DCX B
9605 NOP
9606 L2:DCR D
9607 JNZ L2
960A DCX H
960B MOV A,L
960C ORA H
960D JNZ L1
9610 RET
8511 RET
9000 MVI A,80
9002 OUT 23
9004 L1:MVI A,0F
9006 OUT 21
9008 MVI A,83
900A OUT 20
900C CALL 9600
900F MVI A,A0
9011 OUT 20
9013 MVI A,4C
9015 OUT 20
9017 CALL 9600
901A MVI A,50
901C OUT 20
901E MVI A,C0
9020 OUT 20
9022 MVI A,029024 OUT 22
9026 CALL 9600
9029 MVI A,01
902B OUT 22
902D CALL 9600
9030 MVI A,00
9032 OUT 22
9034 MVI A,FO
9036 OUT 21
9038 HLT
DELAY:
9600 LXI H,50FF
9603 L2:DCX B
9605 NOP
9606 L2:DCR D
9607 JNZ L2
960A DCX H
960B MOV A,L
960C ORA H
960D JNZ L1
9610 RET
8511 RET
21 c)DIGITAL TO ANALOG CONVERSION(SAWTOOTH)
ADDRESS MNEMONICS
8100 MVI A,80
8102 OUT 23
8104 START:MVI A,FF8106 OUT 21
8108 CALL 8500
810B MVI A,00
810D OUT 21
810F CALL 8500
8112 JMP START
DELAY:
8500 MVI A,80
8502 OUT 23
8504 START:MVI A,00
8506 L1:OUT 21
8508 INR A
8509 JNZ L1
850C JMP START
21 b)DIGITAL TO ANALOG CONVERSION(TRIANGLE)
ADDRESS MNEMONICS
8100 MVI A,80
8102 OUT 23
8104 START:MVI A,FF8106 OUT 21
8108 CALL 8500
810B MVI A,00
810D OUT 21
810F CALL 8500
8112 JMP START
DELAY:
8500 MVI A,80
8502 OUT 23
8504 START:MVI L,00
8506 L1:MOV A,L
8507 OUT 21
8509 INR L
850A JNZ L1
850D MVI L,FF
850F L2:MOV A,L
8510 OUT 21
8512 DCR L1
8513 JNZ L2
8516 JMP START
21 a)DIGITAL TO ANALOG CONVERSION(SQUARE)
ADDRESS MNEMONICS
8100 MVI A,80
8102 OUT 23
8104 START:MVI A,FF
8106 OUT 21
8108 CALL 8500
810B MVI A,00
810D OUT 21
810F CALL 8500
8112 JMP START
DELAY:
8500 MVI B,FF
8502 L2:MVI C,OF
8504 NOP
8505 L1:DCR C
8506 JNZ L1
8509 DCR B
850A JNZ L2
850D RET
8100 MVI A,80
8102 OUT 23
8104 START:MVI A,FF
8106 OUT 21
8108 CALL 8500810B MVI A,00
810D OUT 21
810F CALL 8500
8112 JMP START
DELAY:
8500 MVI B,FF
8502 L2:MVI C,OF
8504 NOP
8505 L1:DCR C
8506 JNZ L1
8509 DCR B
850A JNZ L2
850D RET
20. ANALOG TO DIGITAL CONVERSION
ADDRESS MNEMONICS
8100 MVI A,90
8102 OUT 23
8104 MVI A,00
8106 OUT 22
8108 MVI A,FF
810A OUT 22
810C CALL 8500
810F IN 20
8111 STA 8600
8114 HLT
DELAY:
8500 MVI B,FF
8502 L2:MVI C,FF
8504 NOP
8505 L1:DCR C
8506 JNZ L1
8509 DCR B
850C JNZ L2
850D RET
8100 MVI A,90
8102 OUT 23
8104 MVI A,00
8106 OUT 22
8108 MVI A,FF
810A OUT 22
810C CALL 8500810F IN 20
8111 STA 8600
8114 HLT
DELAY:
8500 MVI B,FF
8502 L2:MVI C,FF
8504 NOP
8505 L1:DCR C
8506 JNZ L1
8509 DCR B
850C JNZ L2
850D RET
Friday, February 5, 2010
MICROPROCESSOR & MICROCONTROLLER
1.8 BIT ADDITION
2.8 BIT SUBTRACTION
3.8 BIT MULTIPLICATION
4.8 BIT DIVISION
5.16 BIT ADDITION
6.16 BIT SUBTRACTION
7.16 BIT MULTIPLICATION
8.16 BIT DIVISION
9.SMALLEST NO
10.LARGEST NO
11.ASCENDING ORDER
12.DESCENDING ORDER
13.BCD TO HEXADECIMAL
14.ASCII TO DECIMAL
15.HEXA TO DECIMAL
16.SEPERATE POSITIVE N NEGATIVE NO
17.SQUARE ROOT OF NO
18.FACTORIAL
19.MULTIBYTE ADDITION
20.A TO D
21.a)D TO A(SQUARE)
21.b)triangular
21.c)sawtooth
22.TRAFFIC CONTROL
23.ROLLING A MESS IN LED DISPLAY
24.BLINKIN A MESSAGE
25.16 BIT ADDITION IN 8051 M.C
26.16 BIT SUBTRACTION
27.16 BIT DIVISION
28.16 BIT MULTIPLICATION
29.MOVING A BLOCK OF DATA
30.FIBONACCI SERIES
31.SEARCHING A BYTE IN AN ARRAY
32.CONTROLLING SPEED N DIRECTION OF ROTATION OF STEP UP MOTOR
33.CONTROLLING TEMP OF OVEN N FURNACE
2.8 BIT SUBTRACTION
3.8 BIT MULTIPLICATION
4.8 BIT DIVISION
5.16 BIT ADDITION
6.16 BIT SUBTRACTION
7.16 BIT MULTIPLICATION
8.16 BIT DIVISION
9.SMALLEST NO
10.LARGEST NO
11.ASCENDING ORDER
12.DESCENDING ORDER
13.BCD TO HEXADECIMAL
14.ASCII TO DECIMAL
15.HEXA TO DECIMAL
16.SEPERATE POSITIVE N NEGATIVE NO
17.SQUARE ROOT OF NO
18.FACTORIAL
19.MULTIBYTE ADDITION
20.A TO D
21.a)D TO A(SQUARE)
21.b)triangular
21.c)sawtooth
22.TRAFFIC CONTROL
23.ROLLING A MESS IN LED DISPLAY
24.BLINKIN A MESSAGE
25.16 BIT ADDITION IN 8051 M.C
26.16 BIT SUBTRACTION
27.16 BIT DIVISION
28.16 BIT MULTIPLICATION
29.MOVING A BLOCK OF DATA
30.FIBONACCI SERIES
31.SEARCHING A BYTE IN AN ARRAY
32.CONTROLLING SPEED N DIRECTION OF ROTATION OF STEP UP MOTOR
33.CONTROLLING TEMP OF OVEN N FURNACE
Subscribe to:
Comments (Atom)
